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DIFFERENTIAL PHASE-SfflFT-KEYED SIGNAL
RESOLVER
ORIGIN OF THE INVENTION
The invention described herein was made in the per-
formance of work under a NASA contract and is sub-
ject to the provisions of Section 305 of the National
Aeronautics and Space Act of 1958, Public Law
85-568 (72 Stat. 435; 45 U.S.C. 2457)
CROSS-REFERENCE TO RELATED
APPLICATIONS
The receiver of the present invention may be used as
a receiver of signals in the quadriphase DPSK transmis-
sion system disclosed in our co-pending patent applica-
tion "Differential Phase-Shift-Keyed Communication
System,"Ser. No. 297,128, filed of even date herewith,
or with other.DPSK communication systems
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to differential phase-
shift-keyed signal resolvers.
2 Description of Prior Art
Prior art differential phase-shift-keyed signal receiv-
ers required an incoming phase reference signal, in ad-
dition to the data, in the incoming signal in order that
the phase of the incoming signal could be determined.
The added phase reference signal increased the re-
quired signal power, and decreased the signal to noise
ratio of the data content of the signal.
Further, attempts to derive a phase reference signal
from the incoming data were unsatisfactory. Since the
incoming data assumed any one of four possible phases
relative to the locally derived phase reference signal, an
ambiguity as to the data content of the signal resulted,
which was undesirable.
SUMMARY OF INVENTION
Briefly, the present invention provides a new and im-
proved DPSK signal receiver which responds to phase
shifts in an incoming signal to provide output data bits.
In the receiver, a local phase reference signal is derived
from the incoming signal and is used in demodulating
the incoming signal to form a phase status signal. Deci-
sion logic circuitry compares the phase status signal
currently received with the phase status signal received
during a preceding reception interval and thus decodes
the phase status signal to form output data bits.
The present invention further provides a communica-
tions receiver for deriving output data bits from an in-
coming phase-shift-keyed signal having four possible
phases, but having no phase reference signal transmit-
ted therewith. A local phase reference signal is derived
from the incoming signal and phase-shifted to a phase
intermediate two of the four possible phases. The
phase-shifted local phase reference signal is then used
to demodulate the incoming signal to detect the phase
difference between the phase-shifted local reference
signal and the incoming signal. Logic circuitry responds
to the phase difference so detected and removes phase
ambiguity between the local phase reference signal and
the incoming signal
It is an object of the present invention to provide a
new and improved quadriphase DPSK receiver.
20
It is another object of the present invention to pro-
vide a communications receiver for DPSK signals with-
out requiring a phase reference signal to accompany
the received DPSK signals.
5
 BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a schematic electrical circuit diagram of the
receiver of the present invention;
FIGS. 2 and 3 are schematic electrical circuit dia-
10 grams of portions of the receiver of FIG. 1;
FIG. 4 is a voltage waveform diagram of signals pres-
ent in the receiver of FIG. 1 during the operation
thereof; and
FIG. 5 is a voltage phasor diagram of signals present
15
 in the receiver of FIG. 1.
DESCRIPTION OF THE PREFERRED
EMBODIMENT
In the drawings, the letter R designates generally the
quadriphase differential phase-shift-keyed (DPSK) sig-
nal receiver of the present invention. The receiver R
responds to phase shifts in an incoming signal to pro-
vide output data bits. A signal processing circuit S de-
rives a local phase reference signal from the incoming
signal. The local phase reference signal from the signal
processing circuit S is furnished to phase detector de-
modulator circuit P which demodulates the incoming
signal with the local phase reference signal to form a
30 phase status signal.
The phase status signal from the phase detector de-
modulator circuit P is provided to a decoding decision
logic circuit D which responds and forms output data
bits by decoding the phase status signal. Changes in the
35 phase status signal between successive reception inter-
vals indicate data in the incoming signal. The decoding
circuit D compares the phase status signal currently
being formed by the phase detector demodulator cir-
cuit P with the phase status signal formed during the
40 preceding reception interval and forms output data bits
based on changes in the phase status signal, as will be
set forth below.
The signal processing circuit S receives the incoming
signal, which may have one of the four phases in accor-
45 dance with the data content thereof, over an input con-
ductor 11. The input conductor 11 may be connected
to a telephone or telegraph communications system or
to an antenna to receive a radio signal or other suitable
' signal.
50
 The signal processing circuit S operates on the "times
four loop" principle, in which an unmodulated phase
reference signal is derived by multiplying the input sig-
nal times four in frequency, with four corresponding to
the number of possible phases in the incoming signal on
^ the input conductor 11.
A first squaring circuit 12, which may be a conven-
tional square law detector, forms an output signal at
twice the frequency of the incoming signal. The squar-
ing circuit 12 is connected over a conductor 12a to a
band pass filter 14. The band pass filter 14 has a center
frequency at twice the frequency of the incoming signal
on the input conductor 11, providing an output signal
over a conductor 14a having twice the frequency of the
,, incoming signal.
A second squaring circuit 15, which is also a conven-
tional square law detector, forms an output signal at
four times the frequency of the incoming signal and
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provides such signal over a conductor 15a to a band signal level when the incoming signal on the conductor
pass filter 17. 31 and the first phase shifted local reference signal on
The band pass filter 17 has a center frequency at four the conductor 25a are within + or — 90° in phase with
times the frequency of the incoming signal on the con- each other. The phase detector 30 provides a negative
ductor 11, and accordingly provides an output signal 5 level output signal when the incoming signal on the
over a conductor 17a having a frequency four times the conductor 31 and the first phase shifted local reference
frequency of the incoming signal. signal on the conductor 2Sa are more than 90° out of
A frequency stabilization circuit 18 is electrically phase with each other.
connected to the conductor 17a to maintain the times An output conductor 26a provides the second phase
four frequency formed by the signal processing circuit 10 shifted local phase reference signal from the phase shift
S stable. The frequency stabilization circuit 18 may be network 26 to a second phase detector 32 of the phase
a band pass filter having a center frequency at four detector demodulator circuit P. A conductor 33 pro-
times the frequency of the incoming signal, or a con- vides the incoming signal from the conductor lla and
ventional phase locked loop circuit to stabilize the the input conductor 11 to the phase conductor 32. The
times four frequency formed in the signal processing 15 phase conductor 32 provides a positive level output sig-
circuit S. nal when the incoming signal and the second phase
The times four frequency signal is provided over an shifted local phase reference signal are within 90° in
output conductor 18a from the frequency stabilization phase with each other, and a negative level output sig-
circuit 18 to a conventional frequency divider circuit nal when the incoming signal and the second phase
20. The frequency divider circuit 20 divides the fre- 20 shifted local phase reference signal are more than 90°
quency of the times four frequency signal from the cir- but of phase with each other.
cuit 18 by a factor of four, providing a local phase ref- In this manner, the phase detector demodulator cir-
erence signal derived from the incoming signal and cuit P demodulates the incoming signal with the local
having a like frequency to the incoming signal on the phase reference signal and forms a first phase status sig-
input conductor 11. The local phase reference signal is 25
 nal in the phase detector 30 indicating the phase rel-
provided by the frequency divider circuit 20 over an aionship between the first phase shifted local phase ref-
output conductor 20a. erence signal and the incoming signal. The first phase
It should be noted that the signal processing circuit status signal formed in the phase detector 30 is pro-
S, in deriving the local phase reference signal from the vided over an output conductor 30a to a signal condi-
incoming signal, creates a phase ambiguity. The incom- 30 tioner and bit synchronizer circuit 35.
ing signal on the conductor 11 may have one of four The second phase detector 32 demodulates the in-
possible phases, as indicated in FIG. 5. The incoming coming signal with the second phase shifted local phase
signal may be in phase with a first phasor 21a, or with reference signal and forms a second phase status signal
one of two phasors 2\b and 21c in phase quadrature whose level indicates the phase relationship between
with the phasor 21a, or in phase with a phasor 2ld, in 35 the incoming signal and the second phase shifted local
phase quadrature with each of the phasors 21 b and 21c phase reference signal. The second phase status signal
and 180° out of phase with the phasor 2 la. The re- is provided over an output conductor 32a from the
ceiver R derives output data bits from the incoming sig- phase detector 32 to the signal conditioner circuit 35.
nal in the absence of an accompanying transmitted
phase reference signal and resolves the phase ambigu- " The signal conditioner circuit 35 includes a first sig-
ity between the local phase reference signal and the in- nal conditioner and its synchronizer unit 36 responsive
coming signal, as will be set forth below. to the first phase status signal on the conductor 30a and
A first phase shift network 23 shifts the phase of the a second signal conditioner and bit synchronizer circuit
local reference signal from the frequency divider 20 to 37 responsive to the second phase status signal on the
form a first local phase reference signal having a phase output conductor 32a. The signal conditioner and bit
intermediate two of the four possible phases of the in- synchronizer circuits 36 and 37 are conventional and
coming signal. A phasor 24a (FIG. 5) indicates the first convert the phase status signals to voltage levels corn-
local phase reference signal intermediate the phasors patible with the decoding decision logic circuit D. An
21a and 2lb. It should be understood, however, that EMR Model 2726-02 PCM signal conditioner and
the phasor 24a is for the purposes of example and that Model 2727 Selector Module is one commercial model
the phase shift network may form a phase shifted local which could be used for the signal conditioner circuit
phase reference signal having a phase intermediate 36 or 37. The signal conditioner circuit 36 and 37 pro-
other adjacent pairs of the phasors 2la, 21b, 21c and vide signals over output conductors 36a and 37<z,
2\d, if desired. ,, respectively, in response to the phase status signals.
An output conductor 25 electrically connects the The signal conditioner units 36 and 37 respond to a •
phase shift network 23 to a second phase shift circuit positive phase status signal and indicate a logic "0"
26 which forms a second local phase reference signal level. The signal conditioner units 36 and 37 respond
in phase quadrature with the first local phase reference to a negative phase status signal and provide a logic " 1"
signal on the conductor 25, as indicated by a phasor
 6Q output signal over the output conductors 36 and 37.
24b (FIG. 5). The signal conditioner and bit synchronizer circuit
The first phase shifted local phase reference signal is 36 provides a clock pulse wave form 100 (FIG. 4) over
provided by an extension 25a of the conductor 25 to a a conductor 38 to the signal conditioner and bit syn-
first phase detector 30 of the phase detector demodula- chronizer unit 37 and to the decoding decision logic
tor circuit P. The phase detector 30 receives the incom-
 65 circuit D in order to maintain a synchronism therebe-
ing signal from the input conductor 11 over a conduc- tween. The time interval between successive clock
tor 1 la and a conductor 31. The phase detector 30 is pulses in the waveform 100 defines a reception interval
a conventional circuit and provides a positive output during which a phase status signal is formed and pro-
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vided by the signal conditioner circuits 36 and 37 over
the conductors 36a and 37a. The signal on the conduc-
tor 36a for the current reception interval is designated
Xn, while the signal on the conductor 37a during the
current reception interval is designated Yn.
The decoding decision logic circuit D of the receiver
R includes a storage circuit 40 for storing the phase sta-
tus signal formed during the preceding reception inter-
val, a transition logic circuit SO which detects changes
in the phase status signal currently formed from the
stored phase status signal in the storage circuit 40, and
a resolver logic circuit 60 which forms output data bits
based on changes in the phase status signal detected by
the transition logic circuit 50.
The storage circuit 40 includes a first one-bit shift
register 41 electrically connected to the conductor 36a
to receive and store the first phase status signal formed
during the preceding reception interval The shift regis-
ter 41 stores the first phase status signal formed during
the preceding reception interval when energized by a
clock pulse of the waveform 100, and provides the
stored first phase status signal over an output conduc-
tor 42 to the transition logic circuit 50. The stored first
phase status signal in the shift register 41 is indicated
by Xn_, in the accompanying drawings.
A second one-bit shift register 43 of the storage cir-
cuit 40 receives the second phase status signal over the
conductor 37a and stores such signal when energized
by the clock pulse on the conductor 38 in order to pro-
vide the second phase status signal formed during the
preceding reception interval over an output conductor
44 to the transistion logic circuit 50.
Considering the transition logic circuit 50 in detail,
such circuit receives the stored phase status signals
Xn-i and Yn_, over the conductors 42 and 44 and the
current phase status signals Xn and Yn over an input
conductor 36b and an input conductor 37b,
respectively. The transition logic circuit 50 detects
changes in the current phase status signals Xn and Yn
from the stored phase status signals Xn_j and Yn_! and
provides status change signals to the resolver logic cir-
cuit 60 so that output data bits may be formed therein.
A first AND gate 51 (FIG. 2) of the transition logic
circuit 50 receives the current phase signal Xn over an
input conductor Sla. An inverting input terminal Sib
of the AND gate 51 receives the stored phase status sig-
nal Xn_i from the input conductor 42. The AND gate
51 provides an output signal \x at an output conductor
51c to the resolver logic circuit 60. The signal Ax is
formed by the AND gate 51 in accordance with the fol-
lowing equation:
(I)
The conductor 36b passes through the transition
logic circuit 50 and provides the current phase status
signal Xn to the resolver logic circuit 60 (FIGS. 1 and
2).
A second AND gate 52 receives the stored phase sta-
tus signal Xn_i over an input conductor 52a from the
conductor 42. An inverting input terminal 52b receives
the current phase status signal Xn from the conductor
36b over an input conductor 52c. The AND gate 52
provides a phase status change signal Bx over an output
conductor S2d to the resolver logic circuit 60 in accor-
dance with the following equation:
5 (2)
A NAND gate 53 is electrically connected by an
input conductor 53a to the conductor 51c to receive
the phase status change signal Ax. A second input con-
10 ductor 53b provides the phase status change signal Bf
from the conductor 52d to the NAND gate 53. The
NAND gate 53 provides a phase status change signal
Gj over an output conductor 53c to the resolver logic
circuit 60 in accordance with the following equation:
15
f = Ax + Bx
(3)
An AND gate 54 of the resolver logic circuit 50 re-
20 ceives the current phase status signal Yn from the con-
ductor 37ft over an input conductor 540. An inverting
input 54ft of the AND gate 54 receives the stored phase
status signal Yn—1 from the conductor 44. The AND
gate 54 provides a phase status change signal Av over
25 an output conductor 54C to the resolver logic circuit 60
in accordance with the following equation:
A = Y -Y — 1<*v * n * n *
30
(4)
An AND.gate 55 receives the stored phase status sig-
nal Yn—1 over an input conductor 55a from the con-
ductor 44. An inverting input SSb of the AND gate 55
receives the current phase status signal Yn from the35
 conductor 37b over a conductor 55c. The AND gate 55
provides an output signal Bv over an output conductor
55d to the resolver logic circuit 60 in accordance with
the following equation:
40 — Yn'Yn—\
(5)
An input conductor 56a electrically connects the
conductor 54c to a NAND gate 56 in order to provide
45
 the phase status change signal A,, thereto. A second
input conductor 56b provides the phase status change
signal Bv from the conductor SSdto the NAND gate 56.
The NAND gate 56 accordingly forms an output signal
Gv and provides such signal over an output conductor
56c to the resolver logic circuit 60 in accordance with
the following equation:
Gu —
55 (6)
The conductor 37b passes through the transition
logic circuit 50 and provides the current phase status
. signal YB to the resolver logic circuit 60.
,„ The resolver logic circuit 60 (FIGS. 1 and 3) receives
the current phase status signals Xn and Yn and the
phase status change signals Ax, Bx, Gx, Ay, BB and GB
from the transition logic circuit 50 and forms phase
shift indicator signals which can be coded into output
,, data bits based on changes in the phase status signal de-
tected by the transition logic circuit 50 and indicated
by the phase status change signals. The output data bits
are assigned in accordance with the coding performed
3;818,346
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at the sending transmitter. A suitable transmitter is dis-
closed in our copending application previously refer-
enced where 0° phase shift indicates data bits "00;" 90°
phase shift indicates data bits "01," 180° phase shift in-
dicates data bits "10;" and 270° phase shift indicates
data bits "11."
A 0° AND gate 61 is electrically connected by an
input conductor 6la to the conductor 53c to receive
the phase status change signal Gx and input conductor
61* provides the phase status change signal G« to the
0° AND gate 61. The AND gate 61 provides an output
signal over an output conductor 61c when both the cur-
rent phase status signals Xn and Yn have not changed
from the preceding reception interval, as detected by
the transition logic circuit 50 and so indicated to the
resolver logic 60 by a logic " 1" in both phase status
change signals Gj and Gu. The resolver logic circuit 60
accordingly forms a 0° output signal and provides such
output signal indicating data bits "00" due to the ab-
sence of a phase shift between the current reception in-
terval and the preceding reception interval in accor-
dance with the following logic equation-
0° = Gf-Gy
(7)
A 180° AND gate 62 receives the phase status change
signal Gj at an inverting input 62a thereof from a con-
ductor 62b and the conductor 6 la. A second inverting
input 62c of the AND gate 62 receives the phase status
change signal Gu over a conductor 62d from the con-
ductor 6lb. The AND gate 62 provides a 180° phase
change output signal over an output conductor 62e
when both the current phase status signals Xn and YR
change from the stored phase status signals XR-i and
Yn-i, as detected by the transition logic circuit 50 and
indicated by a logic "0" level of phase status change
signals Gr and Gu- The resolver logic circuit 60 accord-
ingly provides the 180° output signal indicating data
bits " 10" in the incoming signal in accordance with the
following equation:
(8)
A 90° logic circuit 70 of the resolver logic circuit 60
forms a 90° output signal indicating data bits "01"
based on a 90° change in the incoming signal from the
preceding reception interval. The logic circuit 70 forms
the 90° logic signal based on the phase status change
signals from the transition logic circuit 50 in accor-
dance with the following equation: _
90°= GA(Xn'Au) + (Xn-By) }+ Gy-[(Ym-A,) + (IV**)
] (9)
A first AND gate 71 of the 90° logic circuit 70 re-
ceives the current phase status signal XB over an input
conductor 7 la from the conductor 36*. A second con-
ductor lib provides the phase change status signal A,,
from the conductor S4c to the AND gate 71. The AND
gate 71 provides a logic " 1" signal over an output con-
ductor 7h to a first input 72a of an OR gate 72 when
both the current phase status signal Xn and the phase
change status signal Au are logic "1."
An AND gate 73 receives the current phase status
signal Xn at an inverting input 73a thereof. An input
conductor 73* provides the phase status change signal
Bu from the input conductor SSd to the AND gate 73.
The AND gate 73 provides an output logic " 1 " signal
over an output conductor 73c to a second input 72* of
the OR gate 72 when the current phase status signal X,
5 is logic "0" and the phase change status signal Bv is
logic " 1 ." The OR gate 72 provides a logic " 1 " signal
over an output conductor 72c when either of the input
terminals 72a or 72* receives a logic " 1 " input.
The conductor 72c is electrically connected at a first
10 input 74a of an AND gate 74. An input conductor 74*
provides the phase status change signal G, on the con-
ductor 61a to a second input 74c of the AND gate 74.
An output conductor 74d of the AND gate 74 is electri-
cally connected to a first input_75a of an OR gate 75.
1 5 AnAND gate 76 is electrically connected by an input
conductor 76a to receive the current phase status sig-
nal Yn from the conductor 37*. A second input termi-
nal 76* of the AND gate 76 receives the phase status
change signal Bx from the conductor S2d. The AND
20 gate 76 provides a logic " 1 " signal over an output 76c
thereof when the current phase status signal Yn and the
phase status change signal Bj are both logic "1." The
output conductor 76c is electrically connected to an OR
gate 77 at a first input 77a thereof.
25 An AND gate 78 receives the current phase data sig-
nal Yn from the conductor 76a at an inverting input 78a
thereof. An input conductor 78* provides the phase
status change signal A., from the conductor Sic to the
AND gate 78. An output conductor 78c of the AND
30 gate 78 provides a logic " 1 " signal to a second input
77* of the OR gate 77 when the phase status change
signal Ax is logic " 1 " and the current phase status sig-
nal Yn is logic "0." An output terminal 77c of the OR
gate 77 is accordingly logic " 1 " when either of the
35 input terminals 77a and 77* thereof receive logic " 1 "
signals from the AND gate 76 and 78, respectively. The
output conductor 77c is electrically connected to an
AND gate 79 at a first input 79a thereof.
An input conductor 79* provides the phase status
40
 change signal GB from the conductor 61d to a second
input 79c of the AND gate 79. An output conductor
19d of the AND gate 79 is electrically connected to a
second input 75* of the OR gate 75. Accordingly, an
output conductor 75c of the OR gate 75 of the 90° logic
45
 circuit 70 in the resolver logic circuit 60 provides a
logic " 1 " output signal in accordance with equation (9)
set forth above to indicate data bits "01 " in the incom-
ing signal as indicated by a 90° phase shift therein.
A 270° logic circuit 80 of the resolver logic circuit 60
forms a 270° output signal indicating data bits "11" in
the incoming signal as designated by a 270° phase shift
in the incoming signal. The 270° logic circuit 80 forms
the 270° output signal indicating data bits "11" in ac-
cordance with the following equation.
270° = Gx[ ( Xn-Bu) + (Xn-Av) } + Gu(( Ya-Ax) + ( Yn-B*)}
50
An AND gate 81 of the 270° logic circuit 80 receives
60 the phase status change signal B, from the conductor
52d over an input conductor 81a at a first input termi-
nal 81* thereof. An inverting input terminal 81c of the
AND gate 81 is electrically connected to the conductor
37* by a conductor 81d to receive the current phase
6, status signal Yn. The AND gate 81 provides a logic " 1 "
output signal over an output conductor 81e when the
phase status change signal Bx is a logic "1" and the
phase status signal Yn is a logic "0." The output con-
3,818,346
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ductor 81e is electrically connected to an OR gate 82
at a first input terminal 82a thereof.
An AND gate 83 receives the current phase status
signal Yn from the conductor 376 at a first input 83a
thereof A second input terminal 836 of the AND gate
83 receives the phase status change signal A, from the
conductor Sic. The AND gate 83 provides a logic " 1"
output signal over an output conductor 83c to a second
input 826 of the OR gate 82 when the current phase
incoming signal by the local phase reference signal to
form a phase status signal. The signal conditioner 35
adjusts the phase status signal from the detectors 30
and 32 to the compatible logic levels for the decoding
decision logic circuitry D. Example phase status signals
are shown in the accompanying drawings at 101 and
102 (FIG. 4). The phase status signal A forms 101 and
102 are provided to the storage circuit 40 of the decod-
ing circuit D. The transition logic circuit 50 of the de-
status signal ¥„ and the phase status change signal A., 10 coding logic circuit D detects changes in the phase sta-
are both logic " 1 " levels. tus signals, as has been set forth and provides phase sta-
The OR gate 82 provides an Output logic " 1 " signal
 tus change signals to the resolver logic circuit 60, which
over an output conductor 82c to a first input Ma of an forms output signals indicating data bits, as indicated
AND gate 84 when either of the input terminals 82a
 by AG waveforms 103 and 104 (FIG. 4) based on
and 826 receive logic " 1 " signals from the AND gates 15
 changes in the phase status signai detected by the tran-
81 and 83, respectively.
 sition logic Clrcuit so
A second input terminal 846 of the AND gate 84 re-
 ln Ms manner! the receiver R derives output data
ceives the phase status signal G, from the conductor
 bits from m incoming pnase shift keved signal having
610. An output conductor 84c of the AND gate 84 pro-
 four ible hases in the absence of an accOmpanying
vides a logic "1" signal to a first input 850 1 of an OR 20
 transmitted hase reference signal, removing phase
gate 85 when both input terminals 84a and 846 are re- amb^y between the local phase reference signal and
ceivmg logic 1 signals. the incoming signal.
An AND gate 86 receives the phase status change ,t shou,d be understood ^ the gating circuitry in
signal A, from the conductor 71* at an input terminal
 the transition lo^c circuit 50 ^d the resolver logic cir-
86a. An inverting input terminal 866 of the AND gate 25 ^ ^ ^ ^ ^
 as a nrfiferreH pmhoHiment anH
86 receives the current phase status signal Xn from the
conductor 366 over input conductors 86c and 86d.
The AND gate 86 provides a logic " 1 " signal over an
output conductor 86e to a first input 87a of an OR gate
87 when the phase status change signal Av is logic " 1 "
and the current phase status signal Xn is logic "0."
An AND gate 88 receives the phase status change
signal BB from the conductor 736 at an input terminal
88a thereof A second input terminal 886 of the AND . . . . , . , ,
gate 88 receives the current phase status signal Xn from 35 cuitry and constructs may be made without departing
30
cuit 60 are set forth as a preferred embodiment, and
that other gating circuitry equivalent to same to per-
form the logic operations of equations (1) through (10)
may be used, if desired.
The foregoing disclosure and description of the in-
vention are illustrative and explanatory thereof, and
various changes in the size, shape, materials, compo-
nents, circuit elements, wiring connections and
contacts as well as in the details of the illustrated cir-
the input conductor 86c The AND gate 88 provides a
logic " 1" output signal over an output conductor 88c
to a second input terminal 876 of the OR gate 87 when
both input terminals 88a and 886 receive logic " 1" sig-
nals.
The OR gate 87 provides a logic " 1" signal at an out-
put conductor 87c thereof when either of the input ter-
minals 87a and 876 receives a logic " 1" signal from the
AND gates 86 and 88, respectively.
An AND gate 89 receives the output signal from the
OR gate 87 at an input terminal 89a thereof. A second
input 896 of the AND gate 89 receives the phase status
change signal d over the conductor 6 la. An output
conductor 89c of the AND gate 89 is electrically con-
nected to a second input 856 of the OR gate 85. The
OR gate 85 accordingly receives the output from the
AND gate 89. The OR gate 85 provides a logic " 1" out-
put signal over an output conductor 85c when either of
the input terminals 85a and 856 thereof receive logic „
"1" input signals.
Thus, the 270° logic circuit 80 of the resolver logic
circuit. 60 forms a 270° output signal indicating data
bits "11" based on a 270° phase shift in the incoming
°
f the lnventlon
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signal in accordance with equation (10) set forth
above.
In the operation of the present invention, the incom-
ing quadriphase differential phase shift keyed signal to
the receiver R is received at the input conductor 11.
The signal processing circuit S derives a local phase ref-
erence signal from the incoming signal and provides the
local phase reference signal to the phase detectors 30
and 32. The phase detectors 30 and 32 demodulate the
1. A quadriphase differential phase-shift-keyed signal
receiver responding to phase shifts in an incoming sig-
40 nal to provide output data bits, comprising:
a. means for deriving a local phase reference signal
from the incoming signal;
b. phase detector means for demodulating the incom-
ing signal by the local phase reference signal to
form a phase status signal;
c. decision logic means responsive to said phase de-
tector means for forming phase change signals indi-
cating output data bits by decoding the phase status
signal, said decision-logic means comprising;
d. means for storing the phase status signal formed
during the preceding reception interval;
e. transition logic means for detecting changes in the
phase status signal currently formed from the
stored phase status signal; and
f. resolver logic means for forming output signals in-
dicating data bits based on changes in the phase
status signal detected by said transition logic
means.
2. The structure of claim 1, wherein said transition
logic means comprises:
logic circuit means for forming an output signal when
the phase status signal currently being formed
changes from the stored phase status signal.
3. The structure of claim 1, wherein said transition
logic means comprises:
logic circuit means for forming output signals indicat-
ing each of four states of the phase status signal.
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4. The structure of claim 3, wherein said resolver
logic means comprises:
means for forming pairs of output data bits in re-
sponse to changes of the phase status signal be-
_ tween the four states of the phase status signal.
5*. The structure of claim 1, wherein the status signal
changes between one of four phase states in accor-
dance with the data content of the incoming signal and
further including:
a. means for phase shifting the local reference signal
to form a first local phase reference signal, and
means for forming a second local phase reference sig-
nal in phase quadrature with said first local phase
reference signal.
6. The structure of claim 5, wherein said phase detec-
tor means comprises:
a. first detector means for demodulating the incom-
ing signal with the first local phase reference signal
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to form a first phase status signal; and
b. second detector means for demodulating the in-
coming signal with the second local phase refer-
ence signal to form a second phase status signal.
7. The structure of claim 6, wherein changes in the
first and second phase status signals between successive
reception intervals indicate data in the incoming signal
and wherein said decision logic means comprises:
a. first logic means for comparing the first phase sta-
tus signal currently being formed with the first
phase status signal received during the preceding
reception interval; and
b. second logic means for comparing the second
phase status signal currently being formed with the
second phase status signal received during the pre-
ceding reception interval.
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